This thesis aims to construct and explore a symmetrical (10S-11L) and asymmetrical (12S-15L) multilevel inverter based on the structural analysis of a suggested system with a decreased switching parameter. By adding the necessary number of power switches, this suggested architecture may be implemented at the NLevel. The suggested multilevel inverter model is developed utilizing normalized switching technique and multicarrier PWM technology in comparison to well-known MLI topologies.